








ELAD srl
Via Col de Rust, 11
33070 Caneva
Pordenone
ITALY


Title: CASES: Timing Board		
Code: TICK	Rev.: 1.2	Size: A3
Date: 05/06/2025	Sheet: 2 Of: 6	Checked: Yes

Rev. Note: *
File: L:_PRG_24\CNR_ISTP_PR24-0008_CASES\HW\TICK_1_2\Tick_1_2_2.SchDoc



ELAD srl
Via Col de Rust, 11
33070 Caneva
Pordenone
ITALY

Title: CASES: Timing Board		
Code: TICK	Rev.: 1.2	Size: A3
Date: 05/06/2025	Sheet: 3 Of: 6	Checked: Yes
Rev. Note: *		
File: L:_PRG_24\CNR_ISTP_PR24-0008_CASES\HW\TICK_1_2\Tiek_1_2_3.SchDoc		





ELAD srl

Via Col de Rust, 11

33070 Caneva

Pordenone

ITALY

Title:
CASES: Timing Board

Code: TICK

Rev.: 1.2

Size: A3




Date: 05/06/2025

Sheet: 4 Of: 6


Checked: Yes

Rev. Note: *
File: L:_PRG_24\CNR_ISTP_PR24-0008_CASES\HW\TICK_1_2\Tiek_1_2_4.SchDoc


FPGA




VCC_CFG 1V8




2.5V LVDS





2.5V LVDS



3V3 BUS



FLASH

















ELAD srl
Via Col de Rust, 11
33070 Caneva
Pordenone
ITALY

Title:
CASES: Timing Board

Code: TICK	Rev.: 1.2	Size: A3
Date: 05/06/2025	Sheet: 5 Of: 6	Checked: Yes

Rev. Note: *
File: L:_PRG_24\CNR_ISTP_PR24-0008_CASES\HW\TICK_1_2\Tick_1_2_5.SchDoc

FPGA PWR



ELAD srl
Via Col de Rust, 11
33070 Caneva
Pordenone
ITALY

Title:
CASES: Timing Board

Code: TICK

Rev.: 1.2

Size: A3

Date: 05/06/2025

Sheet: 6 Of: 6

Checked: Yes

Rev. Note: *

File: L:\ PRG 24\CNR ISTP PR24-0008 CASES\HW\TICK 1 2\Tick 1 2 6.SchDoc